We report on the etching of graphene devices with a helium ion beam, including in situ electrical measurement during lithography. The etching process can be used to nanostructure and electrically isolate different regions in a graphene device, as demonstrated by etching a channel in a suspended graphene device with etched gaps down to about 10 nm. Graphene devices on silicon dioxide (SiO 2 ) substrates etch with lower He ion doses and are found to have a residual conductivity after etching, which we attribute to contamination by hydrocarbons.
Graphene, a stable two-dimensional carbon crystal, has attracted great interest recently as a model system for fundamental physics as well as for possible nanoelectronics applications. [1] [2] [3] Many experiments in the field are targeted at graphene devices where artificial confinement in one or two dimensions produces nanoribbons or quantum dots.
Typically, such structures are on the ~5 to 50 nanometer scale and have been fabricated by electron beam lithography followed by reactive ion etching, [4] [5] [6] [7] by chemical means such as thermally activated nanoparticles 8 or unfolding of carbon nanotubes. [9] [10] [11] While these methods are suitable to produce devices near the atomic limit, they also have significant shortcomings. Reactive ion etching typically erodes the resist mask creating disordered graphene edges. Chemical methods can result in irregular shaped and distributed flakes poorly suited for integrated device applications. It has further been proposed to etch graphene at the nanoscale with a focused electron beam. 12 This method, however, requires suspending graphene on specific transmission electron microscope grids, making it difficult to perform simultaneous electrical measurements.
Helium ion microscopy (HeIM) has recently been introduced as high-resolution imaging technology for nanoscale structures and materials. [13] [14] [15] In this work we use a helium ion microscope (Zeiss ORION) as a lithography tool to controllably modify electrical properties of graphene devices. We further demonstrate in situ electrical measurement during lithography. The HeIM is particularly well suited for this purpose because it produces a high-brightness, low-energy-spread, sub-nanometer size beam. The microscope benefits from the short de Broglie wavelength of helium, ~ 100 times smaller than the corresponding electron wavelength. This gives the beam an ultimate resolution of 0.5 nm or better, 14 making it an attractive tool for precision lithography of graphene devices. While process details are published elsewhere, 16 this letter focuses on the modification of electrical properties of graphene. Fig. 1 shows a schematic of a graphene field effect transistor as used in this work. Note that for some experiments, the SiO 2 substrate was removed prior to measurements to obtain a suspended graphene device (see Fig. 1 shows a photograph of a chip carrier inside the HeIM as used for in-situ measurements. 
Methods section). The inset in

Results and Discussion
A suspended graphene device with a length of ~ 150 nm and a width of ~ 1.5 µm, shown in the HeIM microscope image in Fig. 2a , was He ion etched by sequential imaging in high resolution. The graphene was exposed to the He ion beam at a field of view of 2 µm x 2 µm and an image size of 2048 x 2048 pixels, which resulted in a pixel spacing of ~ 1 nm. The dwell time was chosen to be 50 µs resulting in an effective line dose of 0.8 nC/cm. Fig. 2b shows such a high resolution image, expanded and labeled to distinguish the suspended graphene from the underlying SiO 2 and the chromium (Cr) / gold (Au) contacts. Fig. 2c shows a sequence of images taken under these conditions (number 1-13, where image 1 is identical to Fig. 2b ). The red circle indicates the region of the graphene flake where etching occurred initially. Each scan with the He ion beam resulted in an increase of etched area. After thirteen scans, the dwell time, and hence the image quality, was increased to 500 µs, equivalent to a line dose of 8 nC/cm, still not 4 sufficient to completely etch the device (Fig. 2c, 14) . These images indicate that removal of edge atoms is favorable over atoms within in the graphene crystal. After etching a trench across the entire graphene flake, the device was removed from the HeIM and its drain current was measured as a function of back gate voltage (Fig. 3b , V d = 0.5 mV, note that the gate voltage range is limited in suspended graphene devices, 18, 19 and hence I d changes little with V g ). The current dropped to about 15 pA, compared to 1 µA prior to etching. While the latter is typical for a functional graphene device of the given dimensions, the post-etching value corresponds to the noise level of the measurement setup. Adjacent, non-imaged devices made from the same graphene flake showed conductivity similar to the investigated device prior to imaging. These results confirm that the graphene was etched successfully using the He ion beam.
Next, the drain current of a graphene device on SiO 2 substrate was measured inside the He ion microscope while part of it was exposed to the ion beam. A field of view of 1 µm x 1 µm was chosen, indicated by the yellow box in Fig. 4a . After about 150 seconds the current saturated, indicating complete etching of the graphene inside the field of view A residual drain current of about 4 nA was measured after etching the entire device, which could not be reduced further by subsequent He ion beam exposure. We attribute this residual conductivity to contamination of the SiO 2 surface with hydrocarbons.
Conclusions
We have demonstrated etching of graphene devices with a helium ion beam. Suspended graphene has been etched conclusively, with minimum feature sizes in the 10 nm range.
Graphene on SiO 2 was etched with a lower dose compared to suspended graphene.
However, these devices showed a residual conductivity attributed to contaminants on the surface. Helium ion etching can be considered an alternative nanofabrication method for suspended graphene devices and, if contamination issues can be solved, graphene on SiO 2 substrates.
Methods
Graphene was deposited onto ~300 nm of silicon dioxide on degenerately doped silicon by mechanical exfoliation 17 , similar to the method described by Novoselov et al. 1 Next, mono-and few layer graphene flakes were identified with an optical microscope.
Contacts to the graphene were defined by conventional electron beam lithography, followed by evaporation of chromium/gold (3 nm/150 nm) and titanium/gold (5 nm/40 nm). Suspension of the graphene sheet was obtained by wet etching of the underlying SiO 2 in diluted HF, followed by critical point drying. All devices were measured in a standard field effect transistor (FET) -like configuration, with the evaporated contacts acting as source and drain, and the doped substrate as a gate electrode (Fig. 1 ). The drain current I d through the flake is then measured as a function of gate voltage V g for a constant drain voltage V d . Electrical data of suspended devices were made outside the microscope, before and after He ion etching, using two Keithley 2400 source meters in a Desert Cryogenics probe station at a pressure of ~5x10 -3 mbar. The second set of graphene devices on SiO 2 substrate were wirebonded to chip carriers and placed in a chip socket inside the Helium ion microscope to enable in-situ electrical measurements (inset in Fig. 1 ). These were taken at a pressure of ~1x10 -6 mbar with an Agilent 4155B parameter analyzer connected to the device via a vacuum feedthrough. All measurements were taken at room temperature.
